Sequential Circuits

Latches

Flip-Flops

An Analysis of Clocked Sequential Circuits

State Reduction and Assignment Design Procedure